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Abstract
In this study, the use of stochastic operators for the
design of inherently robust circuits for future technolo-
gies is proposed, being an alternative to conventional
digital arithmetic operators.
1. Introduction
The unavoidable evolution of the microelectronics
industry towards deep sub-micron technologies is bring-
ing along strong concerns about the reliability of compo-
nents, which will be more sensible to neutron and alpha
particles [1]. Since many soft errors might appear at the
same time, a different design approach must be taken.
What turns soft errors into a major concern is that the
higher frequencies to be reached by future circuits will
lead to cycle times shorter than the duration of transient
pulses caused by radiation and/or electromagnetic noise.
Therefore, such pulses will have a higher probability of
affecting the output of combinational circuits, as well as
the values stored in memory elements. Besides that,
shrinking transistor dimensions and lower operating
voltages will make circuits more sensible to neutron and
alpha particles, which also induce transient pulses. There
are some works intended to cope with the occurrence of
single soft errors (SEUs/SETs). However, thanks to the
already mentioned technology trends, the probability of
occurrence of multiple events will become much higher,
and the single error hypothesis must be substituted by a
simultaneous error hypothesis. In this context, our work
presents one alternative to build arithmetic stochastic
operators that can withstand multiple simultaneous soft
faults, while still producing results within an acceptable
margin of error for arithmetic applications.
2. Stochastic Operators and Experiments
Stochastic computers have been studied since mid
1960's by different research groups [2]. They are based on
the representation of analog quantities by the probabilities
of discrete events and in the use of low cost computing
elements, as those shown in Fig. 1 (a) - adder and (b) -
multiplier, together with random number generators and
counters to convert the value back to binary. Stochastic
operators convert binary quantities into bit streams, in
which the percentage of 1s is proportional to the
converted value. The approximation error decreases as the
number of bits in the bit stream increases, and can be
regarded as noise. As a bit flip can be seen as noise as
well, the operators are intrinsically robust against bit flips
and noise influence, which is the fundamental concept
behind our work.
Figure 1. Operator's basic components.
In order to confirm the results produced by the sto-
chastic operators, we have developed simulations of the
operation of the multiplier and adder circuits. After con-
firming the functionality of the operators, the injection of
errors in the bit streams has been simulated and the results
produced checked against the initial assumptions. For the
purpose of faults simulation, it has been assumed that the
gates used to build the operators could generate wrong
output values due to electromagnetic noise or SEUs.
Accordingly, during the generation of one stochastic bit
stream, multiple upsets could occur.
3. Conclusions and Future Work
The experiments conducted with simulation of
stochastic adders and multipliers confirmed the initial
assumptions as to the low influence of SEUs in the final
results of the computation. However, in order to obtain
acceptable approximation errors, very long bit streams
were needed, leading to lower performance, when com-
pared to other alternatives, such as triple modular redun-
dancy (TMR). We are currently investigating other alter-
natives for the design of general purpose operators, toler-
ant to multiple simultaneous faults, as it has already been
started. See: www.inf.ufrgs.br/~calisboa/ IOLTS2004.
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